

# PLC810PG HiperPLC Family



## Continuous Mode PFC & LLC Controller with Integrated Half Bridge Drivers

### Product Highlights

#### Features

- Highly integrated, eliminates external components
- Frequency and phase synchronized PFC and LLC for reduced noise and EMI
  - Ripple current reduction in PFC output capacitor
  - Edge collision-avoidance simplifies layout
- Comprehensive PFC and LLC fault handling and current limiting
- Proprietary continuous conduction mode PFC for high efficiency with low component cost
- High efficiency Zero Voltage Switching (ZVS) LLC
- Off-time PFC control eliminates AC input sensing components
- Configurable, precise dead time control and frequency limit
  - Prevents hard MOSFET switching
- Tight LLC duty cycle symmetry for balanced O/P diode currents
- Lead and halogen free Green package

#### Applications

- 32" to 60" LCD TV power supplies
- Off-line 150 W to 500 W efficiency optimized power supplies
- LED street lighting

#### Description

The PLC810PG is a combined PFC and LLC off-line controller with integrated high voltage half bridge drivers. Figure 1 shows a simplified schematic of a PLC810PG based power supply where the LLC resonant inductor is integrated into the

transformer. The PFC section of the PLC810PG is a universal input continuous current mode (CCM) design that does not require a sinusoidal input reference, thereby reducing system cost and external components.

The DC-DC controller drives an LLC resonant topology. This variable frequency controller provides high efficiency by switching the power MOSFETs at zero voltage, eliminating most switching losses. The LLC controller is built around a current controlled oscillator with a control range selected to support the traditional frequency of operation found in televisions.

To ensure zero voltage switching, the dead time of the LLC switching in the PLC810PG is tightly tolerated and can be adjusted with an external resistor. The highside/lowside duty cycle is also closely matched to provide balanced output currents reducing output diode cost.

The typical PLC810PG LLC design operates at 100 kHz (under normal conditions). Depending on the LLC circuit design, the frequency can vary from half to three times the nominal operating frequency as a result of line and load changes.

The PFC converter is frequency locked to the LLC to minimize noise and electromagnetic interference. Increasing the PFC frequency in synchronization with the LLC at light loads reduces the current at which the PFC boost converter




Figure 1. Typical Application Circuit – LCD TV Power Supply.

becomes discontinuous improving light load operation and reducing power line harmonics. PFC and LLC primary side interlocking and fault management is provided.

The phase of the PFC PWM output is dynamically adjusted relative to the LLC phase such that the switching edges do not

coincide with noise sensitive events in the PWM and LLC timing circuits. This edge collision-avoidance technology simplifies power supply layout and improves performance. Phase synchronization reduces EMI spectral components and reduces ripple current in the PFC capacitor.

## Pin Description

### VCC Pins

#### VCC

VCC powers the small signal analog circuitry inside the IC. A bypass capacitor must be connected from the VCC pin to the GND pin. This capacitor needs to be a 10  $\mu\text{F}$  ceramic capacitor, or a parallel combination of a 10  $\mu\text{F}$  electrolytic capacitor and 0.1  $\mu\text{F}$  ceramic capacitor.

#### VCCL

VCCL is the supply pin for the LLC low side driver. It powers only the LLC low side MOSFET driver and the communications circuitry between the analog circuitry and the LLC drivers. A 1  $\mu\text{F}$  ceramic bypass capacitor must be connected from the VCCL pin to the GNDL pin. This capacitor provides the instantaneous current for turning on the gate of the LLC low-side MOSFET.

#### VCCHB

VCCHB is the floating supply pin for the LLC high-side driver, which is referenced to the HB pin. The HB pin is in turn connected to the LLC MOSFET half-bridge center point. A 1  $\mu\text{F}$  ceramic bypass capacitor must be connected from the VCCHB pin to the HB pin. This capacitor provides the instantaneous current for turning on the gate of the high side LLC MOSFET.

In a typical application, VCC is connected to the standby supply. VCCL should be connected to the VCC pin through a 5  $\Omega$  resistor for noise immunity. VCCHB is connected to the standby supply through a series combination of a high voltage diode and a 5  $\Omega$  resistor. This diode plus resistor combination charges and refreshes the 1  $\mu\text{F}$  decoupling capacitor whenever the LLC low-side MOSFET is on. The resistor limits the peak instantaneous charging current. See R42 and D8 in Figure 4.

### GND Pins

#### GND

GND is the return node for all analog small signals. All small signal-pin bypass capacitors must be connected to this pin via short traces. This pin must have a single point connection, via a dedicated trace to the PFC current sense resistor, which in turn must be placed close to the PFC MOSFET. It must not be connected to any other point in the PFC/LLC power train. The VCC bypass capacitor must also be connected to this pin.

#### GNDP

GNDP is the return for the PFC gate drive signal **only**. This pin must be connected on the PCB directly to the GND pin.

#### GNDL

GNDL is the return for the LLC low side gate driver only. This pin must be connected to the LLC low side MOSFET Source pin, with a dedicated trace, and a small ferrite bead. This pin must be connected to the GND pin via a 1  $\Omega$  resistor for noise immunity. The VCCL bypass capacitor must also be returned to this pin.

### Other Pins

#### HB

Half Bridge pin. This pin is the return of the LLC high side MOSFET driver. It must be connected to the center of the half

bridge formed by the LLC MOSFETs. The VCCHB bypass capacitor must also be returned to this pin.

#### ISP

Current sense PFC pin. It is for sensing the negative voltage on the current sense resistor (which describes PFC inductor current). This sense resistor is connected between PFC MOSFET Source and Bridge '-' terminal. The signal must pass through an RC low pass filter with a time constant between 100 and 200 nS. The resistor must be no greater than 150  $\Omega$  due to internal offset currents on the ISP pin. The average inductor current (measured over several switching cycles) is used for the PFC control algorithm. This pin also influences pulse-by-pulse current limiting.

#### ISL

Current sense LLC pin. This pin is the sense pin for detecting LLC current overload. It should be connected to the current sense resistor connected to the LLC low-side MOSFET Source pin. The signal must pass through an RC low pass filter with a time constant of 100 - 200 nS. The capacitor in the low pass filter must be connected to the GND pin. The current limit has 2 levels, a lower, slow current limit for output overload, and a higher, fast current limit for component short circuit protection. The series resistor in the low pass should be 1 k $\Omega$  or greater to limit current into the ISL pin.

#### GATEP

Gate drive output signal for the PFC MOSFET gate drive circuit.

#### GATEL

Gate drive for the low side LLC MOSFET.

#### GATEH

Gate drive for the high side LLC MOSFET.

#### VREF

3.3 V reference pin for the LLC feedback circuitry. A 1  $\mu\text{F}$  ceramic decoupling capacitor must be connected from the VREF pin to the GND pin.

#### FBP

The Feedback PFC pin is connected to the external resistor divider that senses PFC output voltage. This is a non-inverting input to a transconductance amplifier. The transconductance amplifier output is connected to the VCOMP pin, to which the feedback compensation is also connected. A 10 nF decoupling capacitor must be connected from the FBP pin to the GND pin.

#### VCOMP

This pin is the connection point for PFC feedback loop components. The voltage on this pin is used as an input to the PFC controller multiplier. The linear voltage range is nominally 0.5 V to 2.5 V, where higher voltage signifies less power.

#### FBL

The LLC Feedback pin sinks current, with nominal input resistance of 3.5 k $\Omega$ , to 0.66 V. FBL must be decoupled to the GND pin with a 1 nF capacitor. Note that this capacitor forms a pole with the input resistance.

#### FMAX

This pin is for programming maximum LLC frequency. It sinks current, with nominal input resistance of 1.5 k $\Omega$ , to 0.65 V. A

resistor connected to the VREF pin sets the current into this pin. When the FBL pin current exceeds 95% of the FMAX pin current, the LLC high and low side drivers turn both LLC MOSFETs off.

### RSVD 1 2 3 are Reserved Pins

RSVD1 must be connected to VREF. RSVD2 and RSVD3 must be connected to the GND pin.





Figure 2. Pin Numbering and Designation (Top View).



PI-5041-111008

Figure 3. Block Diagram of PLC810PG. Reserved Pins are not Shown.

### Block Diagram

Figure 3 shows a block diagram of the functional elements that make up the PLC810PG. The reserved pins are not shown in the diagram. These pins are reserved for PI use during manufacture and testing. The PLC810PG PFC control blocks and circuits are shown on the upper half of the block diagram, while the LLC control blocks are shown on the lower half. Some of the functional blocks are shared.

### PLC810PG Power Block

The PLC810PG is powered through VCC and VCCL pins. The VCCL pin powers the LLC driver while VCC powers the rest of the device. VCC pin must be supplied by a voltage between UVLO+

and 15 V. The provided supply is continuously compared against the UVLO+ and UVLO- thresholds to start/stop the PLC810PG. When VCC is above the UVLO+ threshold the PLC810PG de-asserts the undervoltage lock-out (UVLO) signal allowing the device to start. If VCC falls below UVLO-, the UVLO signal is asserted, shutting down the PLC810PG.

The VCCL pin powers the LLC driver, and VCCHB provides the charge for the LLC high-side MOSFET for gate drive.

An internal linear regulator is used to generate a 3.3 V rail to power the low voltage circuits inside the PLC810PG. The 3.3 V is brought outside on the VREF pin allowing external low voltage circuits to be powered by the PLC810PG.

## PLC810PG PFC Control Block

The PLC810PG PFC is a boost converter which conditions the average input current to make it (typically) sinusoidal and in phase with the input voltage. In normal operation the PFC operates in continuous conduction mode (CCM). Under light load, depending on the PFC inductor value, the converter may enter a discontinuous conduction mode (DCM). The PLC810PG PFC controller does not need to sense the input voltage. The PLC810PG PFC controller exploits the fact that the input voltage ( $V_{IN}$ ) is effectively constant over a few adjacent switching cycles, because the input is changing at 60 Hz while the switching cycle is 1500 times faster. Using the average input voltage and output voltage values, the OFF time for the boost converter is:

$$D_{OFF} = (1 - D) = \frac{V_{IN}}{V_O}$$

The input current is the same as the inductor current (sensed current), thus from the previous equation, it can be deduced that:

$$\frac{V_{IN}}{I_{IN}} = D_{OFF} \times \frac{V_O}{I_{SENSE}}$$

In order to make the input impedance look resistive, the input current must be proportional to the input voltage:

$$\frac{V_{IN}}{I_{IN}} = R_E$$

Thus,  $D_{off}$  has to be controlled by:

$$D_{OFF} = \left( \frac{R_E}{V_O} \right) \times I_{SENSE}$$

If ( $D_{OFF}$ ) changes slowly with the input voltage, the average current will be in-phase with the input voltage. The PLC810PG PFC block controls the PFC OFF time ( $D_{OFF} = (1-D)$ ).

The output voltage needs to be regulated and  $R_E$  needs to be adjusted as a function of the load and the input voltage.

The PLC810PG PFC has two inputs:

- The feed-back PFC output voltage divided down through a resistor divider, sensed via the FBP pin.
- The instantaneous inductor current sensed via the ISP pin

The PFC output voltage is sensed at the FBP pin through an external resistive divider so that the desired DC boost voltage (typically 385V) is reduced to the internally generated FBPREF (2.2 V) reference voltage. The FBP input pin and the FBPREF voltage are inputs to an operational transconductance amplifier (OTA). The output of the OTA drives the VCOMP pin, allowing external compensation of the low frequency voltage loop.

The purpose of the phase alignment block is to set the edges of the PFC MOSFET gate drive signal to avoid the LLC converter switching edges. This eliminates switching-noise coupling between LLC and PFC circuits.

The compensation components are connected between VCOMP and the analog ground pins (GND). The VCOMP pin is used to apply compensation to the low frequency voltage loop.

The voltage developed across the PFC current sense resistor applied to the ISP pin is compared against an over current threshold (which has built in hysteresis). This implements a pulse-by-pulse current limit to protect the PFC MOSFET against over current.

The ISP pin voltage is also averaged (over several switching cycles), and used as an input to the PFC multiplier.

The Discrete Variable Gain Amplifier, DVGA/LPF block is responsible for averaging the ISP pin voltage (over several switching cycles) and implementing a multiplier as part of the PFC control loop, under control of the VCOMP signal.

Using the feedback voltage on FBP, PFC and LLC circuit protection is provided:

- **PFC overvoltage protection:** The feedback voltage on the FBP pin is compared against an overvoltage threshold (VOVH). If the voltage at the FBP pin is greater than VOVH, the PFC MOSFET gate signal is gated OFF immediately, and held off for at least one cycle. When FBP drops below VOVH, PFC switching commences.
- **Minimum boost voltage detection:** The feedback voltage on FBP is compared against a minimum boost voltage threshold (VINH/VINL). The PFC is inhibited if the FBP voltage is below VINL. The gate of the PFC MOSFET is driven via GATEP if the FBP voltage is above VINH. This is done to prevent PFC startup in brownout or during AC failure conditions.
- **Minimum boost voltage for LLC startup:** The feedback voltage on FBP is compared against an LLC shutdown voltage threshold (VSDH/ VSDL). This inhibits LLC startup until the PFC output voltage is close to regulation. The purpose of VSDL is to shut down the LLC when the PFC output voltage is low (~64% of nominal), which may occur during AC dropout, shutdown, or overload conditions.
- **PFC open-loop protection:** The FBP pin includes a high-impedance (5 MW) pull-down resistor to protect against a floating FBP pin resulting in an open-loop condition.

## PLC810 LLC Control Block

The PLC810PG LLC controller supports half-bridge topologies. The LLC circuit relies on two switches in a half-bridge topology driving a resonant tank (LLC) and power transformer. The LLC circuit has two resonant frequencies: the series resonant frequency, and the parallel resonant frequency. Typically, an LLC converter is designed to operate slightly higher than the series resonant frequency when at nominal input voltage. In this operating region, the MOSFET switching can be performed at zero voltage, reducing the switching losses. In the normal mode of operation, the LLC controller will vary its switching frequency around a narrow range of frequencies to regulate the output voltage.

### Feedback and Maximum Frequency Limit

The PLC810PG LLC controller has nominal operating frequency of 100 kHz. For voltage regulation, with input voltage and load variations, the operating frequency will vary and may exceed 250 kHz. The maximum frequency set by the resistor on FMAX pin is typically chosen to be two to three times the nominal operating frequency. The appropriate maximum frequency is set using a

resistor connected between the VREF pin and the FMAX pin using the curve in Figure 14. The resistor on the FMAX pin also sets the LLC dead time interval.

The FBL pin provides output voltage regulation. As such the current entering this pin modulates the switching frequency. More current forces a higher switching frequency. The FMAX pin sets an upper limit for the switching frequency to ensure zero voltage switching. Minimum switching frequency is determined by the adjusting minimum bias applied to the FBL pin.

If the external feedback circuit attempts to push the LLC controller to a frequency equal to or higher than the maximum frequency limit set by the resistor at FMAX pin, the LLC MOSFET gate driver outputs are turned off until the current into the FBL pin drops below the FMAX pin current. The gate outputs are turned off synchronously with the clock, and for whole cycles.

### LLC Soft Start

The LLC controller implements a soft start to prevent excessive currents during startup, and to prevent overshoot on the output when the feedback loop comes into operation. The soft start time is determined by external components on the FBL pin. In the event of an LLC fault turning off the LLC circuit, the external circuit is allowed to discharge, initiating a new soft start. When the soft start signal is asserted, the FBL pin is pulled up to VREF (3.3V), keeping the current applied to the FBL pin to maximum. The LLC outputs are held low during the soft start. During the soft start cycle, the LLC outputs turn on and the switching frequency slowly decays from its maximum to the nominal operating point.

### LLC Over Current Detection (ISL Pin)

Over current in the LLC converter is detected via a sense resistor in series with the low side of the transformer's primary winding. When the over current condition is detected, the LLC

MOSFETS are turned OFF. The over current detection has two thresholds; fast over current threshold (VISLF) and slow over current threshold (VISLS). The fast over current threshold is triggered by abnormally high current. The LLC is shut down immediately if the pulse on the ISL pin exceeds this threshold. The slow over current threshold is lower than the fast over current threshold. The slow over current response is triggered and the LLC is shutdown if the ISL pin voltage exceeds this threshold for eight consecutive clock cycles.

Typically the VISLF threshold is used to detect catastrophic failures such as shorted components, while the slow VISLS threshold is used to detect overload conditions. This over current detection circuit prevents the LLC converter from operating in the capacitive region of the LLC, thus avoiding failure of the converter components from overheating.

### Other LLC Control Blocks

The non-overlap generator creates two non overlapping signals with equal on-times to drive the LLC MOSFETS. The drive signal for the two LLC MOSFETS is symmetrical with a 50% duty cycle. The dead time block is used both by the PFC and LLC to control the dead time of the switching function. The dead time in the PLC810PG is configurable via the FMAX pin. The dead time allows zero voltage switching, reducing the body diode losses in the switching MOSFETS and minimizing the reverse recovery time of the body diodes.

### Startup

Once the VCC voltages reach the startup voltage (UVLO+), the PLC810PG starts switching the PFC MOSFET and the PFC output ramps to its nominal value. When the PFC boost voltage (sensed through FBP pin) rises the FBP pin voltage above the LLC start threshold VSDH, the LLC circuit is enabled and the LLC soft start begins.




Figure 4. PLC810PG LCD TV Power Supply Application Circuit, PFC Circuit Control Inputs and LLC Stage.






Figure 5. PLC810PG LCD TV Power Supply Application Circuit, Input Circuit and PFC Power Stage.




Figure 6. PLC810PG LCD TV Power Supply Application Circuit, Standby Supply.

## Applications Example

### Circuit Description

#### Typical Application

Figures 4, 5, and 6 show the schematic of a typical 300 W LCD TV power supply application using HiperPLC and TNYSwitch-III. The PSU has PFC + LLC using PLC810PG which provides a high power output, plus a standby power supply using TNY275.

The design has 4 outputs: 12 V and 24 V, 5 V main and 5 V standby. The 5 V main and 5 V standby are provided by the TNYSwitch-III flyback circuit. See the Typical Application section of the TNYSwitch-III datasheet found on the Power Integrations website for a description of a TNYSwitch-III flyback converter.

The PSU has a standby input signal. This standby signal turns on the PLC810PG.

#### EMI Filtering and Rectification

Capacitors C42, C1, C5, C3, C4, C2, C6 and common mode chokes L1 and L2 perform EMI filtering. BR1 is the bridge rectifier, and D14 and D15 provide a separate full-wave rectified signal for the brownout circuit.

#### Inrush Limiting

Thermistor RT1 provides inrush limiting. It is shorted by a relay (RL1) which is gated by the power supply remote-on signal. The use of a relay increases efficiency by approximately 1%. D3 provides an inrush path to the bulk capacitor C9 that bypasses the PFC inductor L4 to prevent it from saturating.

#### PFC

The main PFC inductor L4, MOSFET Q2, boost diode D2, and bulk cap C9, form a PFC boost converter. C8 and R5 damp reverse recovery ringing on D2. L4 uses a small low cost Sendust-core. Two key advantages of this continuous mode PFC design are that the low ripple current allows the use of:

1. High  $B_{SAT}$  material such as low-cost Sendust, allowing fewer turns which saves copper cost and reduces size
2. Low-cost magnet wire rather than Litz wire.

D2 is a low-cost silicon ultrafast PFC boost diode.

Components Q1, Q3, and C10 form the gate drive circuit. See description under "**Recommended PFC Gate Drive Circuit**"

PFC Current sense resistors R6 and R8 are clamped by D3 and D4 to protect the current sense input of the controller IC during inrush. C11 is positioned close to the PFC MOSFET and diode to limit the size of the high frequency loop around components Q2, D2 and C9. This reduces EMI. Low-loss capacitor C7 functions as the input capacitance to the PFC boost converter, and also filters EMI.

## LLC

### LLC Input Stage

MOSFETs Q10 and Q11 form the LLC half-bridge. They are driven directly by the PLC810 via gate resistors R56 and R58. Capacitor C39 is the primary resonating capacitor, and should be a low-loss type rated to tolerate the highest RMS current seen at maximum load. Transformer T2 has a large built-in leakage inductance which acts with C39 to form the series resonant tank. Capacitor C40 is used for local bypassing, and is located directly adjacent to Q10 and Q11. Resistor R60 provides primary current sensing to the controller for overload protection.

### LLC Outputs

The secondary outputs of transformer T2 are rectified and filtered by D9-10, C38, C39 and C53 to provide the +12 and +24 V outputs.

### Switched +5 V Main Output

MOSFET Q12 is used to switch the output of the +5 V logic supply. The AC signal from one side of the 12 V output rectifier is used to gate Q12 via R60, R61, D11, and C43. Capacitor C44 provides filtering near the output connection.

### Bias regulator / Remote On/Off and Brownout Shutdown Circuit

Components Q4, U1, C17, and associated components constitute the bias regulator and perform the remote on-off functions. Darlington transistor Q4, R14, and VR2 form a simple emitter follower voltage regulator that is switched via optocoupler U1. Capacitor C17 limits the rate of rise of the bias voltage to avoid triggering the standby supply current limit. Q5 and R20 quickly discharge C17 when optocoupler U1 is turned off.

Optocoupler U1 is turned on when the standby signal is high, via Q8.

A brownout shutdown circuit is provided. The purpose of the brownout circuit is to actively shut down the PSU when the output turns off due to a brown-out condition.

This circuit operates by sensing the AC input voltage together with the presence of the GATEL signal from the LLC controller. During a brownout condition, the PFC output voltage will drop until the VFB pin voltage drops to INH, turning off the LLC. If at this point the AC voltage is below 82 Vac, the brownout circuit will turn off the PLC810 via the bias regulator, preventing the PFC from charging up the bulk capacitor again, restarting the LLC, and repeating the cycle

R24, R26, R28-30, C21, VR4, and Q7 are used to sense the AC input voltage. The voltage threshold of this circuit is set below the turn-on threshold of the standby/primary bias converter. Sufficient AC voltage triggers Q7, discharging capacitor C22, which is charged via R15. Components R32, R35, and Q9 sense the switching GATEL signal. Q9 discharges capacitor C22 when the switching signal is present.

When the input voltage is sufficiently low, Q7 and Q9 turn off, allowing C22 to charge. Q6, R21, and VR3 sense the voltage on C22. When C22 has charged sufficiently, Q6 turns on, turning off the primary bias supply via Q5, shutting down the PLC810 and thus the PFC and LLC stages.

## Controller

Figure 4 shows the circuitry around the U13 main controller IC, which provides control functions for the input PFC and output LLC stages.

### PFC Control

The PFC boost stage output voltage is fed back to the FBP pin of the PLC810PG via resistors R39-41, R43, R46, and R50. A 10 nF capacitor (C25) filters noise. C26, C28 and R48 provide frequency compensation for the PFC. The PFC current sense signal from resistors R6 and R8 is filtered by R45 and C24. The PFC drive signal is routed to the main switching FET via resistor R44, which damps any ringing in the PFC drive signal caused by the trace length from the PLC810PG to the PFC gate drive circuitry.

### Bypassing/Ground Isolation

See “GND Pins” and “VCC Pins” under the section “Pin Description”. Capacitors C29 and C32 provide decoupling for the VCC pin. C31 provides decoupling for the VCCL pin. R37 is an optional resistor that provides additional filtering for the VCC pin. This will help reject any noise picked up by long Vcc traces from the standby supply.

C24, C25, C32, C29, C30, C31, C33, C34, C35 must be connected to the correct ground pins, and be connected with short traces to the PLC810PG. See section “Pin Description”.

Resistor R55 separates the GND and GNDL pins. Together with ferrite bead L7, it provides high frequency isolation between GND and GNDL pins. The GATEL output gate drive for the low-side LLC MOSFET Q11 returns to GNDL through ferrite bead L7. The GATEH output gate drive for the high-side LLC MOSFET Q10 returns to HB through ferrite bead L6. This bead is optional, but provides symmetry with L7.

### LLC Control

Feedback from the LLC output sense/error amplifiers circuits is provided by optocoupler U7. R54 is the optocoupler load. D16 allows the optocoupler to pull up on the LLC feedback pin (FBL) only. See “LLC Controller section” for the description of the functions performed by of R54, C36, R53, R51, R49, and C27. The LLC current sense signal from resistor R60 is filtered by R47 and C35. C27, R42, and D8 provide the booststrap supply for the LLC high side MOSFET driver. See “GND Pins” and “VCC Pins” under the section “Pin Description”.

### LLC Secondary Control Circuits

Figure 4 shows the secondary control schematic for the LLC stage.

### Voltage Feedback

The LLC converter 12 V and 24 V outputs are sensed, weighted, and summed by resistors R64, R66, and R68. R62 is the main gain-setting resistor. R63 and C45 form a phase-lead compensator which extends the feedback loop's crossover frequency and increases the phase margin. R67, C46 and C47, in conjunction with R68 set the low-frequency compensation. C48 is a “soft-finish” cap that reduces output overshoot at

startup, by conducting during the output rise time. It does not affect the main feedback loop characteristics.

### OVP

VR6-7 and D12, D13 sense any overvoltage condition in the 12 V or 24 V outputs. An overvoltage signal from either output is used to trigger a bipolar latch (Q14, Q15, R70, R73), which turns on transistor Q13. This transistor is used to deactivate the remote on-circuit which turns off the primary bias, and hence the main controller IC.

## Power Supply Block Functions and Key Design Details

### PFC Control Section

The PFC controller uses continuous conduction mode, with an off-duty-cycle control algorithm. This approach removes the requirement for input AC voltage sensing. The off time is proportional to the product of the average inductor current (averaged over several switching cycles), and the error amp output. This automatically shapes the average input current, to the same shape as the input AC voltage.

The PFC is itself a constant frequency circuit. However it is frequency and phase locked to the LLC clock. PLC810PG employs collision avoidance technology, where the PFC edges straddle those of the LLC so that simultaneous edge transitions in both the PFC and LLC sections are prevented. This prevents interference between PFC and the LLC circuits.

The PFC section has 2 input pins: a current sense input (ISP pin), and a voltage feedback input (FBP pin). There are 2 output pins. A VCOMP pin for placing the feedback compensation components, and a MOSFET gate signal output designed to work with an external MOSFET driver.

Inductor current is sensed via the ISP pin which monitors the negative voltage developed across the PFC current sense resistor. This resistor is connected to the PFC MOSFET Source pin. The current is averaged over several switching cycles and is used for the PFC control algorithm. The pin also implements a cycle-by-cycle current limit to protect the PFC MOSFET in the event of a short circuit. The RC filter with 100-200 nS time constant attenuates high frequency switching noise, but must be fast enough to detect a saturating PFC inductor in order to protect the PFC MOSFET.

PFC output voltage is sensed by the FBP pin via a resistor voltage divider network. The FBP pin is connected to the input of an operational transconductance amplifier (OTA). The output of this OTA is connected to the VCOMP pin. The feedback loop operates to keep the voltage on the FBP pin (and therefore the PFC output voltage) to a fixed value, depending on the resistor divider ratio. When the PFC output voltage is higher than the set point, the transconductance amplifier will source current, raising the voltage on the VCOMP pin. When the PFC output voltage is lower than the set point, the transconductance amplifier will sink current, lowering the voltage on VCOMP pin. The gain of the stage is equal to the product of the OTA gain,

G<sub>m</sub>, and the impedance of the network connected to the VCOMP pin.

The PFC controller senses the voltage on the VCOMP. A higher voltage tends to reduce the PFC MOSFET's duty cycle, while a lower voltage tends to increase it.

The VCOMP pin has a linear operating range of 0.5 V to 2.5 V, and is scaled and multiplied by the average inductor current to set D<sub>OFF</sub>, the off duty cycle of the PFC gate signal. During closed-loop steady state operation, the VCOMP voltage is a function of the line voltage and the PFC lead. A low voltage on VCOMP signifies high power, while a high voltage corresponds to low power.

When the PFC controller attempts to command an off time less than the LLC dead time, it will snap the off time to zero. When the PFC controller attempts to command an on time less than the LLC dead time, it will snap the on time to zero.

The VCOMP pin is internally connected to an input of a multiplier which is part of the PFC modulator. The linear range of this pin is 0.5 V to 2.5 V. 0.5 V signifies maximum power, and 2.5 V signifies minimum power.

The FBL pin has 3 start up and shut down voltage thresholds.

1. INH – Inhibits PFC start up at low AC input voltage
2. VSDH – inhibits LLC start up after PFC start up. LLC start up is delayed until the PFC output voltage is close to its regulation set point
3. VSDL – shuts down the LLC converter when the bulk cap has discharged to a low voltage –typically at the end of holdup time.

Before PFC startup, the voltage on the bulk cap is approximately equal to the peak of the input voltage, and INH acts as an AC undervoltage lockout. After the PFC starts, the PFC output voltage no longer tracks the input voltage and there is no low AC voltage shutdown function.

For a typical design with a PFC voltage setpoint of 385 V, the PFC is inhibited when bulk voltage <100 V (typical), which is equivalent to Vac <71 V (typical). LLC startup is inhibited until the PFC output voltage reaches 368 V (typical). For the same design, the LLC will shut down when the PFC output voltage drops below 246 V (typical).

## LLC Controller Section

The FBL pin is the voltage regulation feedback pin. In normal operation, it sinks current. The greater the current, the higher the LLC switching frequency. The characteristic of minimum frequency versus external resistance to VREF is given in Figure 15. It is a current sink with a nominal input resistance of 3.5 kΩ to 0.65 V. The LLC controller senses the amount of current flowing into this pin, which controls the LLC clock (switching frequency). Note that C<sub>FBL</sub> (see Figure 7), the 1 nF decoupling capacitor in conjunction with FBL pin's 3.5 kΩ input resistance, inserts a pole in the LLC transfer function, which needs to be considered as part of the LLC feedback loop. For this reason this 1 nF capacitor should not be replaced by a larger value.

A typical feedback network uses a TL431 and an optocoupler for output regulation. An example circuit is shown in Figure 7. The optocoupler is connected to the FBL pin through a resistor network comprised of resistors R1, R2, R3, R4, and C<sub>start</sub>. C<sub>start</sub> is for soft start, and can be ignored during normal operation. These resistors set the minimum FBL pin current and therefore minimum LLC frequency (such as when the optocoupler is fully off because the LLC output is below the setpoint), the maximum current and therefore maximum LLC frequency (such as when the optocoupler is fully saturated because the LLC output is above the setpoint), and the startup current (and therefore the starting frequency). During startup, C<sub>start</sub> is a virtual short circuit, and the optocoupler is fully off.




Figure 7. Typical LLC Feedback Network.

C<sub>opto</sub> is a noise filter capacitor that filters noise from the long traces going to the optocoupler.

The equations for the network are:

$$I_{FBLmin} = \frac{V_{ref} - V_{FBL}(I_{FBLmin})}{R3 + R4}$$

I<sub>FBLmin</sub> is the minimum FBL current which sets the minimum LLC frequency.

I<sub>FBLmax</sub> is the maximum FBL current which sets the maximum LLC frequency when the opto is fully on.

$$I_{FBLmax} = \frac{V_{ref} - V_{FBL}(I_{FBLmax})}{R3 + R4} + \frac{V_{ref} - V_{CESAT}(I_{FBLmax}) - V_d}{R2}$$

I<sub>FBLstart</sub> is the FBL current at startup and sets the LLC frequency at startup.

$$I_{FBLstart} = \frac{V_{ref} - V_{FBL}(I_{FBLstart})}{R3}$$

where

$$V_{FBL}(I_{FBL}) = 0.65 V + I_{FBL} \times 3500 \Omega$$

VFBL is the voltage on the FBL pin as a function of current  
Vcesat is the Vce of the optocoupler in saturation.

$$R1 = \frac{V_{ref}}{I_{optmax}}$$

$$\tau_{start} = C_{start} \times \frac{R3 \times R4}{R3 + R4}$$

R1 sets the max opto current, typically 2 mA.

$$\text{startup time constant}$$

$$V_{ref} = 3.3 V$$

### FMAX PIN

The FMAX pin is connected to a programming resistor that connects to the VREF pin. This resistor programs a current into the FMAX pin. The FMAX pin is a current sink with a nominal input resistance of 1.5 kΩ to 0.65 V and the controller senses the current applied to the FMAX pin. This current sets:

1. The maximum LLC operating frequency. If the FBL current is increased above the FMAX pin current, the LLC MOSFETs will be shut off, until the current is reduced below the FMAX pin current.
2. The LLC drive (GATEL and GATEH) deadtime is set by this current. This deadtime is a set percentage (~6.3%) of the period corresponding to the max frequency value as set by the FMAX current. Therefore the smaller the resistor value and the greater the current, the higher the maximum frequency, and the smaller the deadtime. The deadtime is a function of IMAX (see Figure 16)..

The FBL pin resistor values and the FMAX resistor value are chosen such that:

1. The frequency programmed by the FMAX resistor is lower than that required for minimum load regulation.
2. The max current set by the FBL resistors is greater than the FMAX current.

At minimum load, the FBL current will exceed the FMAX current and thus the LLC will go into hysteretic burst mode regulation, determined by the time constants of the LLC output capacitors, the load current, and the feedback loop characteristics.

$I_{FBLstart}$  should be  $< I_{FMAX}$  so that the power supply does not go into hysteretic operation at startup.

The FMAX pin requires a 1 nF-10 nF bypass capacitor.

### LLC Soft-start

LLC Soft Start is implemented by  $C_{start}$  (Figure 7). This initially runs the LLC at high frequency, which ramps down until output regulation is reached. Soft start is necessary so that the LLC resonant tank currents can begin to oscillate and to prevent large LLC MOSFET currents that may trip the over current threshold on the ISL pin.

At start-up of the LLC section, the FBL pin is internally pulled up to VREF (~3.3 V) and the LLC outputs are disabled. This discharges the soft-start capacitor  $C_{start}$ . This pin is then released and the FBL voltage falls to 0.8 V; the PLC810PG begins sensing the current into the FBL pin, and the GATEH and GATEL outputs begin switching. At power-up the optocoupler will have no current flowing (because the LLC converter output is low), and the FBL current will be equal to  $I_{FBLstart}$ . As  $C_{start}$  charges, the current into the FBL pin decreases causing the LLC switching frequency to also decrease, and the LLC converter outputs rise. When regulation is reached, the feedback loop closes and the optocoupler regulates the FBL current. During normal operation, after startup,  $C_{start}$  is charged and does not draw any current.

### LLC Protection and Auto-Restart

The ISL pin senses LLC primary current via a sense resistor in series with the lower LLC MOSFET. An RC low-pass filter is needed with a recommended value of 1 kΩ and 1 nF. The ISL pin has 2 thresholds. The higher threshold, VISLF, will immediately shut off and protect the LLC MOSFETs in the event of catastrophic failures such as a shorted transformer. The lower threshold, VISLS, when exceeded for 8 consecutive cycles, also shuts down the LLC to protect against output over-current. Either fault mode will invoke an auto-restart sequence. When either of these fault conditions occurs the FBL pin is pulled down (which discharges the soft start capacitor). The controller counts for 4096 clock cycles, then initiates a new start up (soft-start) sequence.

### Layout Considerations

#### PFC Powertrain Layout

#### PFC Layout




Figure 8. Power Elements in a Boost Converter Stage.

Figure 8 shows a typical PFC boost converter power stage using a single bulk capacitor (some designs may use 2 because of the ripple current requirement). With a single bulk capacitor, the bulk capacitor should be closer to the PFC MOSFET than the LLC MOSFETs. The PFC MOSFET, diode, and bulk capacitor should be mounted close to each other, with short leads connecting them. In addition, a 10 nF-47 nF high frequency bypass capacitor is recommended to reduce EMI. It should be connected close to the PFC MOSFET and diode, in order to minimize loop area “A” in the diagram. This loop area sees the highest di/dt, and thus must be minimized. In some cases, an optional damping resistor in series with the 10 nF capacitor can reduce turn on Drain-current ringing and consequent EMI. The recommended value for this resistor is between 0.2 Ω and 1 Ω.

## LLC Powertrain Layout

### Locating the Bulk Capacitor

If 2 parallel bulk capacitors are used to meet the ripple current requirement, place 1 near the PFC MOSFET, and the second near the LLC MOSFETs. If only one bulk capacitor is used, it is recommended that a high voltage decoupling capacitor, 10 nF-100 nF, connected across the HVDC bus and primary return, connected with short traces to the LLC MOSFETs. (See C40 in schematic in Figure 4, and in PCB layout in Figure 9) The LLC converter MOSFETs see high  $di/dt$ , and this high voltage decoupling capacitor will reduce EMI.

### High Voltage Pins

Three pins on the device have high voltage and high  $dv/dt$  because they track the LLC MOSFET half-bridge output. These are HB, VCCHB, and GATEH (pins 12, 13, and 14). These pins must be isolated from the rest of the pins on the PLC810PG (extra package isolation is also provided by omitting pins 11 and 15). Because these pins have high  $dv/dt$ , the traces and components connected to them have to be kept away from low voltage pins. Stray capacitance from these nodes to low voltage, high impedance pins, will cause noise-coupling and erratic operation. Maintain 160 mil (4 mm) spacing between these pins, and surrounding low voltage nodes. See Figure 10.




Figure 9. Location of LLC High Voltage Film decoupling Capacitor, C40.




Figure 10. Isolation of High  $dv/dt$  Pins From low Voltage Pins and Traces.

**Low Voltage Signal Pins**

All pin decoupling capacitors must be mounted close to the IC and with short traces to the pins. All decoupling capacitors should be returned to the GND pin, with the exception of the decoupling capacitors for VCCL, and VCCHB.

Several pins require external RC low pass filters. There are the ISP, ISL, FBP, and FBL pins. The capacitors and resistors should be mounted close to the IC. This will prevent capacitive coupling with high dv/dt nodes. The ISP pin is the input pin with the smallest signal and the widest bandwidth. It not only senses the average current in the PFC choke, it also senses peak current in order to perform peak-to-peak current limiting (to protect the PFC MOSFET). The current limiting function requires wide bandwidth.

Use an RC low pass filter with time constant between 100 nS and 200 nS, mounted near the device. The low pass filter capacitor should be returned to the GND pin. Mount the PFC sense resistor close to the PFC MOSFET.

Run a dedicated trace from the GND pin to the junction of the PFC MOSFET Source and the PFC sense resistor. There should be no other connections from the GND pin to the PFC/LLC power components.

Run a dedicated trace from the resistor of the RC low pass filter on the ISP pin to the PFC sense resistor. To avoid loop pick up

from di/dt noise that may effect signal integrity, this trace must run alongside the trace from the GND pin to the PFC MOSFET source.

Lay out the PFC driver circuitry near the PFC MOSFET. Run the trace connecting GATEP to the PFC driver circuitry adjacent to the ISP trace to the sense resistor. It is preferable to have the GND trace between the GATEP and ISP signal traces. This will reduce potential noise coupling from the GATEP trace to the ISP trace. See Figure 14.

**FBL Pin Circuitry and Optocoupler**

See Figure 13. The FBL pin circuitry should be mounted close to the PLC810PG. The feedback optocoupler is typically mounted far away from the IC. The 2 traces from the optocoupler (emitter and collector), should be run side by side to the FBL circuitry. This minimizes the extra loop area to limit stray di/dt (inductive) noise coupling .

**GATEL and GNDL**

See Figure 13. The lines from GATEL pin, and the GNDL pins, which go to the LLC low side MOSFET Gate and Source respectively, should run side by side. The GNDL pin should be connected to the LLC low MOSFET Source pin via a ferrite bead. The gate resistor (R28) should also be mounted close to the MOSFET.




Figure 11. Gate Drive and Feedback PCB Layout Recommendations.

## HB and GATEH

Refer to Figure 11. The HB and GATEH lines should run side by side from the LLC high side MOSFET to the PLC810PG. The gate resistor (R26) should be mounted close to the MOSFET.

## Recommended PFC Gate Drive Circuit

Figure 14 shows the recommended PFC MOSFET gate drive circuit. This circuit needs to be placed close to the PFC MOSFET. The gate turn-off current is limited by R33, while gate turn-on current is limited by the sum of the values of R33 and R4. R4 also prevents high shoot-through currents flowing through both BJTs during switching edges. The resistor R4 is placed in series with the collector of Q8 instead of the emitter, as this will prevent negative Vbe voltage in Q8 which can lead to break-down of the junction. Resistors R3 and R4 have a strong effect on PFC efficiency, and EMI. The local 1 uF bypass capacitor, C28, needs to be mounted close to the BJTs (Q8 and Q9). R107 is for keeping the MOSFET off when the PLC810PG is unpowered.




Figure 13. PFC Gate Drive Circuit Transistor (Q8, Q9).




Figure 12. FBL Pin and Opto Layout Suggestions; GATEL and GNDL Layout Suggestions.



**Absolute Maximum Ratings**

Table 2 lists the absolute maximum ratings. Stress beyond these limits is likely to cause permanent damage to the

PLC810PG. Exposure to conditions above recommended operating limits may effect performance and reliability. Normal ESD handling precautions are recommended.

Absolute Maximum Ratings	
Junction temperature.....	-55 °C to +125 °C
Storage temperature.....	-65 °C to +150 °C
Theta <sub>JA</sub> .....	35 °C/W
Continuous supply voltage (VCC, VCCL).....	-0.3 V to 15 V
LLC voltage (HB pin).....	-0.3 V to 600 V
LLC high side floating supply voltage (VCCHB pin with respect to HB pin).....	-0.3 V to V <sub>CCL</sub>
LLC high side floating output voltage (GATEH) .....	V <sub>HB</sub> -0.3 to V <sub>VCCHB</sub> +0.3
LLC low side output voltage (GATEL).....	-0.3 V to VCCL+0.3
GNDP to GND .....	-0.3 V to +0.3
GND to GNDL .....	-0.3 V to +0.3
ESD rating (JESD22-A114-E, HBM).....	2 kV
ESD rating (JESD22-A115-A, MM) .....	200 V
Power dissipation .....	700 mW

**Terminal Voltage With Respect To GND**

3.3 V Tolerant pins.....	-0.3 V to VREF+0.3 V	ISL and ISP pins, max current.....	-100 mA
ISL and ISP pins .....	-0.65 V to VREF+0.3 V	FMAX .....	120 µA

Table 2. Absolute Maximum Ratings.

**DC operating characteristics**

Table 3 lists the minimum, typical, and maximum DC operating voltages and currents for all inputs and outputs of PLC810PG. Negative currents flow out of the IC, positive currents flow into the IC. The DC operating characteristics are for a junction

temperature of -10 °C to 125 °C and VCC = 12 V, unless otherwise noted. All voltages are relative to GNDP, GNDL or GND (0 V). The pin names that are designated by VCC refer to VCC, VCCL and VCCHB. The voltages on this pins are respectively to GNDP/GND, GNDL and HB.

Parameter	Symbol	Pin	Notes	Min	Typ	Max	Units
<b>Power Supply Current</b>							
<b>Startup Current</b>	Iccoff	VCC	VCC/VCCL = UVLO - VCCHB = 0		60	120	µA
		VCCL			1.1	2	mA
<b>Inhibit Current</b>	Iccinhibit	VCC	V(FBP) < INH (inhibit state) VCC/VCCL = 12 V VCCHB = 0		0.7	1.5	mA
		VCCL			1.1	2	
<b>Operating Current</b>	Iccon	VCC	PFC and LLC operating 100 kHz / 50% duty cycle, GATE outputs unloaded, No Load on V <sub>REF</sub> VCC/VCCL/VCCHB = 12 V		3.0	4.5	mA
		(VCCL + VCCHB)			7	9	
<b>Leakage Current</b>	Ioz	ISP, ISL, FBP, VCOMP, FMAX	0 < Vin < VREF. Device in UVLO state.	-10		10	µA
<b>Leakage Current</b>	Ioz	ISL	Vin = -0.65 V		-3	-10	mA
		ISP	Vin = -0.5 V		-10	-800	µA

Parameter	Symbol	Pin	Notes	Min	Typ	Max	Units
<b>Undervoltage Lockout</b>							
<b>VCC Start Threshold Voltage</b>	UVLO+	VCC	Device exits UVLO state when VCC exceeds UVLO+	8.2	9.1	10	V
		VCCHB - HB			9.2		
<b>VCC Shutdown Threshold Voltage</b>	UVLO-	VCC	Device enters UVLO state when VCC falls below UVLO-	7.2	8.1	9.0	V
		VCCHB - HB			8.7		
<b>VCC Start-up/Shutdown Hysteresis</b>	UVLO HYST	VCC		0.7	1.0	1.3	V
<b>LLC VCO</b>							
<b>VCO Frequency Range</b>	Frange	FBL	LLC/PFC Synchronized	50		300	kHz
<b>Accuracy of VCO Min Frequency Limit</b>	Fminacc	FBL	$R(FBL) = 100\text{ k}\Omega$ to VREF	-15		+15	%
<b>Accuracy of VCO Max Frequency Limit</b>	Fmaxacc	FMAX	$R(FMAX) = 20.8\text{ k}\Omega$ to VREF	-15		+15	%
<b>LLC Duty Cycle</b>	DVCO	GATEH, GATEL	On-time matching GATEH (GATEH + GATEL)	49	50	51	%
<b>Dead Time</b>	tdVCO	GATEH, GATEL	Dead time as a % of FMAX period	4	6.3	8.6	%
<b>Maximum FMAX Current</b>	IFMAX	FMAX	Power dissipation limit, IFBL is limited by the current into FMAX			135	$\mu\text{A}$
<b>FBL Current Upper Limit</b>	IFBL	FBL	Operating range of FBL controlled VCO		95		% IFMAX
<b>FBL Equivalent Input Circuit</b>	VinFBL	FBL	FBL input behaves as RinFBL in series with VinFBL I(FBL) from 10 to 40 $\mu\text{A}$		0.65		V
	RinFBL				3.5		k $\Omega$
<b>FBL Pin Voltage</b>	VFBL	FBL	$R_{ext} = \_\Omega$ $F_{VCO} = 100\text{ kHz}$		0.83		V
<b>FBL Soft-start Pull-up Resistance</b>	RpuSS	FBL	Internal pull-up to VREF during soft-start reset (4096 FMAX cycles instantaneous)			1	k $\Omega$
<b>Fast LLC Overcurrent Fault Voltage Threshold</b>	VISLF	ISL		1.33	1.4	1.47	V
<b>Slow LLC Overcurrent Fault Voltage Threshold</b>	VISLS	ISL	8 Cycle de-bounce	0.385	0.5	0.525	V
<b>LLC Overcurrent Fault Pulse Width</b>	TOVL	ISL	Minimum time VISL exceeds VISLF/VISLS per cycle to trigger fault		75		ns

Parameter	Symbol	Pin	Notes	Min	Typ	Max	Units
<b>PFC</b>							
<b>PFC Overcurrent Limit Threshold</b>	VOC	ISP	Static measurement	-440	-480	-520	mV
<b>PFC Output Continuous Duty Cycle Range</b>	DPFC	GATEP		0		100	%
<b>PFC Error Amplifier Reference</b>	FBPREF	FBP			2.2		V
<b>PFC Error Amplifier Reference Accuracy</b>	FBPREF	FBP		-2		2	%
<b>PFC Overvoltage Threshold</b>	VOVH	FBP	See Note 1	103	105	107	%FBPREF
<b>PFC Inhibit Upper Threshold</b>	INH	FBP	See Note 1	25	26	27	%FBPREF
<b>PFC Inhibit Lower Threshold</b>	INL	FBP	See Note 1	22	23	24	%FBPREF
<b>Transconductance</b>	Gm	FBP	FBP = FBPREF ±85 mV	55	85	115	μA/V
<b>LLC</b>							
<b>LLC Shutdown Upper Threshold</b>	VSDH	FBP	See Note 1	94.5	95.5	96.5	%FBPREF
<b>LLC Shutdown Lower Threshold</b>	VSDL	FBP	See Note 1	63	64	65	%FBPREF
<b>Reference</b>							
<b>Reference Voltage</b>	VREF	VREF	Loaded with I <sub>REF</sub>	3.09	3.25	3.41	V
<b>Current Source Capability of VREF Pin</b>	IREF	VREF				5	mA
<b>V<sub>REF</sub> Capacitance</b>	CREF	VREF	Required external decoupling capacitance on VREF pin	1			μF
<b>PFC GATE Output</b>							
<b>PFC GATE Output Voltage</b>	VGATEP	GATEP		GND		VCC	
<b>Output Short Circuit Current Driving High</b>	ISCH	GATEP			25		mA
<b>Output Short Circuit Current Driving Low</b>	ISCL	GATEP			60		mA
<b>Output High Voltage</b>	VOH	GATEP	VCC = 12 V IOH = 1.25 mA	11.5	11.8		V
<b>Output Low Voltage</b>	VOL	GATEP	VCC = 12 V IOL = 5 mA		0.5	0.75	V

Parameter	Symbol	Pin	Notes	Min	Typ	Max	Units
<b>LLC GATE Driver</b>							
<b>LLC High Side Output Voltage</b>	VGATEH	GATEH		VHB		VCCHB	
<b>LLC Low Side Output Voltage</b>	VGATEL	GATEL		VCOM		VCCL	
<b>Output High Voltage</b>	VOH	GATEH, GATEL	VCCL/VCCHB = 12 V IOH = -65 mA	11	11.4		V
<b>Output Low Voltage</b>	VOL	GATEH, GATEL	VCCL/VCCHB = 12 V ICL = 130 mA		0.5	1	V
<b>Output Short Circuit Current Driving High</b>	ISCH	GATEH/ GATEL	VCCL/VCCHB = 12 V PW <10 $\mu$ S		-0.8	-0.5	A
<b>Output Short Circuit Current Driving Low</b>	ISCL	GATEH/ GATEL	VCCL/VCCHB = 12 V PW <10 $\mu$ S	0.9	1.4		A
<b>Maximum Allowed Slew Rate on HB Pin</b>	dVHB/dt	HB			10		V/nsec
<b>Turn On Rise Time (10% - 90%)</b>	TR	GATEH, GATEL	VCCL/VCCHB = 12 V 1000 pF load capacitance		50		nsec
<b>Turn Off Fall Time (90% - 10%)</b>	TF	GATEH, GATEL	VCCL/VCCHB = 12 V 1000 pF load capacitance		25		nsec

Table 3. DC Operating Characteristics.

Notes:

1. This parameter tracks FBPREF.

Typical Performance Characteristics




Figure 14. Maximum Frequency Limit Setup With FMAX Pull-up Resistor to VREF.




Figure 15. Minimum Frequency Limit Setup With FBL Pull-up Resistor to VREF.




Figure 16. LLC Dead Time.

## Package Information and Part Marking

The PLC810PG is packaged in a 24 pin DIP through-hole package. Figure 19 shows the package outline and drawing, Figure 18 shows the PLC810PG part marking.






Figure 17. PLC810PG Part Marking.

**PDIP-24 (0.300")**



- Notes:
1. Package dimensions conform to JEDEC specification MS-001.
  2. Controlling dimensions are inches. Dimensions in millimeters are in parenthesis.
  3. Dimensions shown do not include mold flash or other protrusions. Mold flash or protrusions shall not exceed 0.006 (0.15) on any side.
  4. A and B are reference datums on the molded body. C is the datum at the seating plane.
  5. Dimensioning and tolerancing per ASME Y14.5M-1994



PI-5181-110708

Figure 18. PDIP-24 Package Marking.

Revision	Notes	Date
A	Initial Release	11/08

**For the latest updates, visit our website: [www.powerint.com](http://www.powerint.com)**

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

**Patent Information**

The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents, or Power Integrations by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations patents may be found at [www.powerint.com](http://www.powerint.com). Power Integrations grants its customers a license under certain patent rights as set forth at <http://www.powerint.com/ip.htm>.

**Life Support Policy**

POWER INTEGRATIONS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF POWER INTEGRATIONS. As used herein:

1. A Life support device or system is one which, (i) is intended for surgical implant into the body, or (ii) supports or sustains life, and (iii) whose failure to perform, when properly used in accordance with instructions for use, can be reasonably expected to result in significant injury or death to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

The PI logo, TOPSwitch, TinySwitch, LinkSwitch, DPA-Switch, PeakSwitch, EcoSmart, Clampless, E-Shield, Filterfuse, StakFET, PI Expert and PI FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies.

©2008, Power Integrations, Inc.

---

**Power Integrations Worldwide Sales Support Locations**

**World Headquarters**  
5245 Hellyer Avenue  
San Jose, CA 95138, USA.  
Main: +1-408-414-9200  
Customer Service:  
Phone: +1-408-414-9665  
Fax: +1-408-414-9765  
e-mail: [usasales@powerint.com](mailto:usasales@powerint.com)

**China (Shanghai)**  
Rm 1601/1610, Tower 1,  
Kerry Everbright City  
No. 218 Tianmu Road West,  
Shanghai, P.R.C. 200070  
Phone: +86-21-6354-6323  
Fax: +86-21-6354-6325  
e-mail: [chinasales@powerint.com](mailto:chinasales@powerint.com)

**China (Shenzhen)**  
Rm A, B & C 4th Floor, Block C,  
Electronics Science and  
Technology Bldg., 2070  
Shennan Zhong Rd,  
Shenzhen, Guangdong,  
China, 518031  
Phone: +86-755-8379-3243  
Fax: +86-755-8379-5828  
e-mail: [chinasales@powerint.com](mailto:chinasales@powerint.com)

**Germany**  
Rueckertstrasse 3  
D-80336, Munich  
Germany  
Phone: +49-89-5527-3910  
Fax: +49-89-5527-3920  
e-mail: [eurosales@powerint.com](mailto:eurosales@powerint.com)

**India**  
#1, 14th Main Road  
Vasanthanagar  
Bangalore-560052 India  
Phone: +91-80-4113-8020  
Fax: +91-80-4113-8023  
e-mail: [indiasales@powerint.com](mailto:indiasales@powerint.com)

**Italy**  
Via De Amicis 2  
20091 Bresso MI  
Italy  
Phone: +39-028-928-6000  
Fax: +39-028-928-6009  
e-mail: [eurosales@powerint.com](mailto:eurosales@powerint.com)

**Japan**  
Kosei Dai-3 Bldg.  
2-12-11, Shin-Yokomana,  
Kohoku-ku  
Yokohama-shi Kanagwan  
222-0033 Japan  
Phone: +81-45-471-1021  
Fax: +81-45-471-3717  
e-mail: [japansales@powerint.com](mailto:japansales@powerint.com)

**Korea**  
RM 602, 6FL  
Korea City Air Terminal B/D, 159-6  
Samsung-Dong, Kangnam-Gu,  
Seoul, 135-728, Korea  
Phone: +82-2-2016-6610  
Fax: +82-2-2016-6630  
e-mail: [koreasales@powerint.com](mailto:koreasales@powerint.com)

**Singapore**  
51 Newton Road  
#15-08/10 Goldhill Plaza  
Singapore, 308900  
Phone: +65-6358-2160  
Fax: +65-6358-2015  
e-mail: [singaporesales@powerint.com](mailto:singaporesales@powerint.com)

**Taiwan**  
5F, No. 318, Nei Hu Rd., Sec. 1  
Nei Hu Dist.  
Taipei, Taiwan 114, R.O.C.  
Phone: +886-2-2659-4570  
Fax: +886-2-2659-4550  
e-mail: [taiwansales@powerint.com](mailto:taiwansales@powerint.com)

**Europe HQ**  
1st Floor, St. James's House  
East Street, Farnham  
Surrey GU9 7TJ  
United Kingdom  
Phone: +44 (0) 1252-730-141  
Fax: +44 (0) 1252-727-689  
e-mail: [eurosales@powerint.com](mailto:eurosales@powerint.com)

**Applications Hotline**  
World Wide +1-408-414-9660

**Applications Fax**  
World Wide +1-408-414-9760

---